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ABSTRACT
ADAPTIVE THREAD AND MEMORY ACCESS
SCHEDULING IN CHIP MULTIPROCESSORS
_Ismail Akturk
M.S. in Computer Engineering
Supervisor: Assoc. Prof. Dr. Ozcan Ozturk
July, 2013
The full potential of chip multiprocessors remains unexploited due to architec-
ture oblivious thread schedulers used in operating systems, and thread-oblivious
memory access schedulers used in o-chip main memory controllers. For the
thread scheduling, we introduce an adaptive cache-hierarchy-aware scheduler that
tries to schedule threads in a way that inter-thread contention is minimized. A
novel multi-metric scoring scheme is used that species the L1 cache access char-
acteristics of a thread. The scheduling decisions are made based on multi-metric
scores of threads. For the memory access scheduling, we introduce an adaptive
compute-phase prediction and thread prioritization scheme that eciently cate-
gorize threads based on execution characteristics and provides ne-grained prior-
itization that allows to dierentiate threads and prioritize their memory access
requests accordingly.
Keywords: Adaptive scheduling, chip multiprocessors, inter-thread contention,
thread phase prediction, multi-metric scoring.
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OZET
COK CEK_IRDEKL_I _ISLEMC_ILERDE UYARLAMALI _IS
PARCACIGI VE BELLEK ER_IS_IM_I C _IZELGELEME
_Ismail Akturk
Bilgisayar Muhendisligi, Yuksek Lisans
Tez Yoneticisi: Doc. Dr. Ozcan Ozturk
Temmuz, 2013
_Isletim sistemlerinde kullanlan mimari-kaytsz is parcacg cizelgeleyicileri
ve is parcacg-kaytsz harici ana bellek erisim kontrol birimi cizelgeleyicileri
nedeniyle cok cekirdekli islemcilerin potansiyelleri tam olarak
degerlendirilememektedir. Bu problemn cozumune yonelik olarak is parcacg
cizelgeleme icin, is parcacklar aras cekismeyi en aza indirmeyi amaclayan ve
bu dogrultuda is parcacklar cizelgeleyen uyarlamal onbellek-sraduzeni-farknda
is parcacg cizelgeleyicisi sunulmustur. Sureclerin birinci seviye onbellek kul-
lanm ozelliklerini belirten yeni cok-metrikli puanlama teknigi gelistirilmis ve
kullanlmstr. Sunulan cizelgeleyicide, cizelgeleme is parcacklarn cok-metrikli
puanlamalar esas alnarak gerceklestirilir. Harici ana bellek erisim cizelgelemesi
icin ise, is parcacklar etkin olarak yurutme ozelliklerine gore gruplandran ve is
parcacklar hassas olarak onceliklendirebilen uyarlamal islem faz tahmini ve is
parcacg onceliklendirme yontemi sunulmustur.
Anahtar sozcukler : Uyarlamal cizelgeleme, cok cekirdekli islemciler, is
parcacklar-aras cekisme, is parcacg faz ongorusu, cok-metrikli puanlama.
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Chapter 1
Introduction
1.1 Overview
The number of transistors available on a die is no longer increasing according
to Moore's Law [1] due to power constraints and diminishing returns. However,
the demand for increased performance and higher throughput is still in place.
To provide higher throughput and increased performance without bumping into
physical limits of Moore's Law, novel multiprocessor architectures have emerged,
including chip multiprocessors that contains multiple cores on a single chip [2].
Another way to provide higher throughput and increased performance is to run
more than one thread on each core with multithreading, namely simultaneous
multithreading [3]. The choice of threads to be scheduled on the same core has
signicant impact on overall system performance. Inter-thread contention occurs
since coscheduled threads are competing for shared resources. The primary shared
resource that inuence the performance is the cache. An ecient scheduling
should minimize the contention for shared caches to maximize utilization and
system performance. Since the execution characteristics of threads varies over
time, the scheduling decision has to be remade based on provisioned behaviors of
threads for the near future.
The frequency and power walls have forced chip manufacturers to change their
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design philosophy from uniprocessors to chip multiprocessors. While multicore
architectures provide higher aggregated throughput, the underlying memory sub-
system remains a performance bottleneck. The memory subsystems operate in
lower frequencies and they have to serve to multiple threads running on dierent
cores simultaneously. This creates a contention on memory subsystem and has a
signicant impact on the overall system performance. Traditional memory access
scheduling algorithms designed for uniprocessors are inadequate for chip multi-
processors. For this reason, an ecient memory access scheduler is required to
exploit the performance promises of chip multiprocessors.
In response to increased pressure on memory subsystem due to the memory
requests generated by multiple threads, an ecient memory access scheduler has
to fulll the following goals:
 serve memory requests in a way that cores are kept as busy as possible
 organize the requests in a way that the memory bus idle-time is reduced
The work done in the scope of this thesis is given in two parts. In the rst
part of the thesis, we focus on thread scheduling and introduce an adaptive cache-
hierarchy-aware scheduling algorithm. The proposed algorithm uses hardware
counters that provide statistics regarding cache access pattern of each thread
and employs an intelligent scheduling decision mechanism that tries to schedule
threads in a way that inter-thread contention is minimized. The originality of
this work is the use of multi-metric scoring scheme that species the L1 cache
access characteristics of a thread. The scheduling decisions are made based on
these characteristics. While previous studies are focused on the performance of
last-level cache (LLC) to optimize scheduling decisions, our evaluations indicate
that the eventual performance of LLC is dependent on how the upper levels
of cache hierarchy are used. Thus, adaptive cache-hierarchy-aware scheduling
eectively utilizes upper levels of cache, and thereby improves the throughput
and maximizes the system performance.
In the second part of the thesis, we focus on memory access scheduling and
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introduce an adaptive compute-phase prediction and thread prioritization algo-
rithm. The necessity of distinguishing threads based on their execution character-
istics is addressed by recent studies. In such studies, threads are categorized into
two groups, namely memory-non-intensive (i.e., threads in compute phase), and
memory-intensive (i.e., threads in memory-phase). Saturation counters provide
eective metrics to determine the execution phase of a thread. However, they
become slower to react (i.e., classifying threads in a timely manner) when x
thresholds are used. Adaptive compute-phase prediction scheme determines the
proper thresholds on the y, leading to better classication of threads in a timely
manner. Although, distinguishing threads of dierent groups and prioritizing one
group over another improve the performance, the potential performance gain is
missed due to the inability to dierentiate threads in the same group. Adaptive
thread prioritization scheme provides ne-grained prioritization that allows to
dierentiate the threads in the same group and prioritize them accordingly.
1.2 Document Organization
The organization of the thesis is as follows. The related work is given in Chapter 2.
We discuss about related work on thread scheduling in Section 2.1, including cache
replacement and partitioning algorithms, coscheduling methods. In Section 2.2,
we discuss about related work on thread classication and prioritization, and
memory access scheduling.
We introduce our proposed adaptive cache-hierarchy-aware scheduling algo-
rithm and give the implementation details in Chapter 3. We discuss multi-metric
scoring scheme and adaptive thread scheduling in Sections 3.9 and 3.10, respec-
tively. Then, we introduce our proposed adaptive compute-phase prediction and
thread prioritization algorithm in Chapter 4.
We provide extensive evaluations in Chapter 5 to present and analyze the
eectiveness of proposed thread and memory access schedulers. In Section 5.1, we
provide experimental results regarding adaptive cache-hierarchy-aware scheduler.
3
We analyze the eectiveness of adaptive compute-phase prediction and thread
prioritization in Section 5.2.
We conclude the thesis and provide future work in Chapter 6. Appendix A
provides extended evaluations for adaptive cache-hierarchy-aware thread sched-
uler.
4
Chapter 2
Related Work
2.1 Thread Scheduling
Tremendous research eorts have been made on scheduling over the last several
decades. Although its long history, scheduling is still relevant and it is one of
the most important aspects of computing. The shift from single chip processor
to chip multiprocessor made scheduling problem even interesting and compelling.
Jiang et al. [4] proved that scheduling in chip multiprocessors where the core
number is grater than two is an NP-complete problem. For this reason, there are
numerous heuristics developed for scheduling in chip multiprocessors.
There are three main concerns regarding scheduling. The rst one is to im-
prove the computing eciency (e.g., [5], [6]). The second concern is fairness
(e.g., [7]) and the last one is performance isolation (e.g., [8]). There are vast
amount of studies targeted these concerns.
Deciding threads to be coscheduled is one part of the story. In addition
to that, there is also need to decide the amount of resource to be allocated to
each thread. To this end various replacement and cache partitioning strategies
have been proposed. Notice that, scheduling algorithms are not alternatives to
replacement and cache partitioning strategies; however, they all have impact on
5
each other and overall system performance.
2.1.1 Replacement and Partitioning
The threads scheduled on the same core compete for shared cache resources. A
request from a thread can conict with a request from another one. A thread may
need to evict data that belongs to a dierent threads to bring its own data into
shared cache without considering whether the evicted data will be used by other
threads, or not. Likewise, the benets obtained through cache usage may dier
among threads. Thus, allowing a thread to use more cache resources although
it does not obtain much benet from it, may prohibit the possible benet that
could be obtained by other threads. Such interference and evictions reduce the
performance of multiple threads. If they are not coordinated appropriately, such
evictions can be destructive for the overall system performance. There are vari-
ous eviction and replacement strategies such as Least-Recently-Used (LRU) [9],
LRU-based replacement methods [10], [11], sampling-based adaptive replacement
(SBAR) [12]. In addition to replacement policies, there are various partitioning
strategies such as way-partitioning [13] and cache partitioning [7], [11], [12].
It is dicult for operating system scheduler to ensure a faster progress for
a high-priority thread on a chip multiprocessor, because the performance of a
thread could be arbitrarily decreased by a high-miss-rate thread that is running
concurrently with high-priority thread. Fedorova et al. [8] proposed an operating
system scheduler to ensure performance isolation. In their proposal, threads end
up with equal cache allocations, if threads that are running concurrently have
similar cache miss rates. The shared cache is allocated based on demand; so, if
the threads have similar demands they will have similar cache allocations.
Despite the abundance of replacement and partitioning strategies, they all
come with certain limitations. For example, LRU cannot dierentiate the requests
from dierent threads. This causes LRU to blindly and unfairly evict the cache
blocks to be used soon by another thread. When this thread tries to access the
6
cache blocks needed, it will end up with a cache miss. On the other hand, way-
partitioning schemes dierentiate threads and their requests. For this reason,
the eviction decisions can be made properly without penalizing other threads
blindly. However, way-partitioning schemes have limited scalability. If there are
more threads than the number of cache ways, then the scheme would not work
as intended.
To improve the cache access eciency and system performance both replace-
ment and scheduling strategies should be in place. LRU or way-partitioning
schemes are orthogonal to the proposed cache-hierarchy-aware scheduling. Any
replacement policy can be used along with cache-hierarchy-aware scheduler. It
is beyond the scope of this work to tune replacement policy that would work
best with the proposed cache-hierarchy-aware scheduler. Rather, we focus on the
cache access characteristics of threads and try to come up with the best schedul-
ing in which scheduled threads have the least interference and the number of
evictions is minimized.
2.1.2 Cache-sharing-aware Scheduling
Cache-sharing-aware scheduling in operating systems can mitigate the cache con-
tention among scheduled threads by assigning threads that can benet from run-
ning on the same core by sharing data. Such cache-sharing-aware scheduling
schemes can improve cache usage eciency and program performance consid-
erably in an environment where data sharing among threads is considerable.
However, Zhang et al. [14] claimed that cache sharing has insignicant impact
on performance of modern applications. This is due to the fact that there is very
limited sharing of the same cache block among dierent threads in such applica-
tions. These applications are highly parallelized, where each thread is working
on independent cache dierent block that are independent from each other. For
this reason, it is very unlikely that they will access the same data block, so
cache-sharing-aware schedulers have limited applicability.
Tam et al. [15] proposed a scheduling scheme to schedule threads based on data
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sharing patterns that are detected online through hardware performance counters.
The proposed scheme detects data sharing patterns and clusters threads based on
the data sharing patterns. Then, the scheduler tries to map threads that belong
to the same cluster onto the same processor, or as close as possible to reduce the
number of remote cache accesses for shared data.
Settle et al. [16] developed a memory monitoring framework providing statis-
tics in simultaneous multithreaded processors. Statistics regarding memory ac-
cesses of threads gathered from the proposed framework can be used to build a
scheduler that minimizes capacity and conict misses. For each thread, L2 cache
accesses are monitored on a set basis to generate per-thread cache activity vec-
tors. These vectors indicate the sets that are accessed most of the time. The
intersection of these vectors species the sets that are likely to be conicting.
This information is used in scheduling decision.
2.1.3 Phase Prediction and Thread Classication
Sherwood et al. [17] introduced phase prediction method based on basic block
vectors. Basic block vector represents the code blocks executed during a given
interval of execution.
Chandra et al. [18] focused on L2 cache contention on dual-core chip multi-
processors. They proposed analytical model to predict number of L2 cache misses
due to contention of threads on L2 cache.
Cazorla et al. [19] introduced a dynamic resource control mechanism and
allocation policy in simultaneous multithreaded processors. The policy monitors
the usage of resources by each thread and tries to allocate a fair amount of
resources to each thread to avoid monopolization. It classies threads into the
groups based on cache access patterns as fast and slow. Then, it allocates the
resources to these groups accordingly. Threads with pending L1 data misses are
classied as member of the slow group and the ones without any pending L1 data
misses are classied as member of the fast group. Another classication is made
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as active and inactive based on the usage of certain resources. This classication
allows borrowing resources from an inactive thread for the sake of another one
that is active and looking for resources. Although they also used pending L1
data misses as a classication method, our approach diers in variety of ways.
First, we use multiple L1 access characteristics such as number of accesses, miss
ratio and number of evictions that provides better representation of execution
characteristics of threads. Second, they do not rely on L1 access statistics for
scheduling, instead they use it for clustering threads. Third, the main aim of
the paper is not to develop a scheduler, but it is to develop a dynamic allocation
policy for shared resources.
El-Moursy et al. [5] introduced a scheduling algorithm in which threads are
assigned to processors based on the number of ready and in-ight instructions.
The number of ready and in-ight instructions are strong indicators of dierent
execution phases. The algorithm tries to schedule threads that are in compatible
phases. They also used hardware performance counters to gather information
required to assess the compatibility of thread phases.
Kihm et al. [20] proposed a memory monitoring framework that makes use
of activity vectors that allow scheduler to estimate and predict cache utilization
and inter-thread contention dynamically. However, they do not propose any
scheduling algorithm that actually employs activity vectors.
2.1.4 Coscheduling
Tian et al. [21] proposed an A*-search-based algorithm to accelerate the search
for optimal schedules. They formulated optimal co-scheduling as a tree-search
problem and developed A*-based algorithm to nd optimal schedule. The au-
thors reduced constraints on nding optimal scheduling such that they allowed
threads of dierent lengths. Further, they developed and evaluated two approxi-
mation algorithms, namely A*-cluster and local matching. A*-cluster algorithm
is a derivative of A*-search-based algorithm that employs online adaptive clus-
tering. It trades accuracy for scalability. The local-matching algorithm applies
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graph theory to nd the best schedule at a given time without any provision
for the upcoming schedules. Although optimal scheduling algorithms are costly
and inecient for practical purposes, they can provide insights to enhance the
practical scheduling algorithms and associated complexities with them.
Jiang et al. [22] proposed a reuse-distance based [23] locality model that pro-
vides proactive prediction of the performance of scheduled processes. The predic-
tion is used in run-time scheduling decisions. They employed the proposed local-
ity model in designing cache-contention-aware proactive scheduling that assigns
processes to the cores according to the predicted cache-contention sensitivities.
However, predictive model has to be constructed for each application through an
oine proling and learning process.
Snavely et al. [6] introduced a symbiotic scheduler, called SOS (Sample, Op-
timize, Symbios) simultaneous multithreaded processors. It identies the charac-
teristics of threads that are scheduled through sampling. SOS runs in two distinct
phases: sample phase and symbiosis phase. It gathers information about threads
running together in dierent schedule permutations during the sample phase. Af-
ter this sample phase, SOS picks the schedule that is predicted to be optimal and
proceeds to run this schedule in the symbiosis phase. The performance metrics
of a schedule is gathered through hardware counters. SOS employs many predic-
tors to identify the best schedule. One interesting result provided by Snavely et
al. is that IPC alone is not a good predictor. It may happen that threads with
higher IPCs monopolize system resources and can be detrimental to threads with
lower IPCs. The limitation of this work is that it tries many schedules during
sample phase to predict the best schedule to be executed in symbiosis phase. For
workloads that are composed of many threads that exceed the available hard-
ware resources, the sample phase would be much longer. In such a case, threads
can change their characteristics that would not be reected during the symbiosis
phase. It is very limiting that symbiosis phase would be inaccurate due to the
change of execution characteristics of threads during sample phase. Limited num-
ber of samples can be used to avoid longer sample phase; however, the probability
of missing better schedules is increased in this case.
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Suh et al. [24] proposed online memory monitoring scheme that uses hardware
counters as well. The use of hardware counters provides estimates for isolated
cache hits/misses with respect to the cache size. The estimation does not require
to change cache conguration. This is achieved by employing single pass simula-
tion method introduced by Sugumar and Abraham [25]. The provided estimation
is used in designing memory-aware scheduling that schedules processes based on
the cache capacity requirements. The marginal gains in cache hits for dierent
sizes of cache for each process are monitored. Then a process that has low cache
capacity requirement is scheduled with a process that has high cache capacity
requirement to minimize the overall miss ratio.
DeVuyst et al. [26] proposed a scheduling policy for chip multiprocessors that
allows unbalanced schedules (i.e., uneven distribution of threads among the avail-
able cores) if they provide higher performance and energy eciency. The main
challenge of allowing unbalanced schedules is to have an increased search space
with a great extent.
2.2 Memory Access Scheduling
Rixner et al. proposed a First-Ready First-Come First-Serve memory access
scheduler (FR-FCFS) [27] that prioritizes the requests that will be row-buer
hit. If there is no request that will be row-buer hit, then the scheduler issues
the oldest request rst.
Mutlu and Moscibroda introduced a stall-time fair memory scheduler [28]
that aims to balance the slowdown experienced by each thread. To do that, the
scheduler gives priority to the requests of threads that are slowed down the most.
In a similar eort [29], authors introduced a parallelism-aware batch scheduler
that batches the requests based on their arrival time and their owners. The batch
having the oldest request is given higher priority. In addition, the requests of a
certain thread is serviced in parallel in dierent banks of ranks.
Kim et al. proposed a thread cluster memory scheduling [30] that divides
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threads into two separate clusters and employs dierent scheduling policies for
each cluster. The threads are clustered based on their memory access patterns.
The rst cluster consists of memory-non-intensive threads and the second clus-
ter consists of memory-intensive threads. The scheduler prioritizes the requests
of memory-non-intensive threads to improve throughput. Periodically, it priori-
tizes memory-intensive threads to provide fair access to the underlying memory
subsystem.
Ipek et al. introduced a self-optimizing memory controller [31] that employs
reinforcement learning to optimize the scheduling policy on the y. They ob-
served that the xed schedulers are designed for average cases. For this reason,
they can not perform well with dynamic workloads with changing memory ac-
cess patterns. They employed machine learning techniques to make the memory
controller capable of adapting and optimizing the scheduling policy based on the
change in the memory access pattern of the workload.
There are a few studies that target reducing energy consumption of the mem-
ory subsystem. Hur and Lin proposed a power-aware memory scheduler [32] that
is based on adaptive history-based scheduler. It uses the history of recent mem-
ory commands to select the memory command that will be issued next. The
scheduling goals are represented as states in a nite state machine. Power saving
is one of the goals along with minimizing latency and nding a balance between
read and write requests.
Mukundan and Martinez proposed a self-optimizing memory scheduler [33]
that targets to achieve dierent goals including reducing energy consumption.
Their scheduler is based on reinforcement learning technique introduced by Ipek
et al. [31]. They employed genetic algorithm to select the appropriate objective
function automatically based on the current state of the system.
Ishii et al. proposed a memory access scheduler that employs phase prediction
and thread prioritization. It predicts the execution phase of threads and priori-
tizes the threads in compute phase [34]. They also proposed a writeback-refresh
overlap that refreshes one rank at a time and issues pending write commands
of the ranks that are not refreshing. Instead of refreshing all ranks at the same
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time, refreshing one rank at a time and issuing pending write commands of other
ranks reduces the idle time of the memory bus and enhance the performance of
the memory subsystem. The memory controller can issue the refresh commands
similar to the Elastic Refresh, presented by Stuecheli et al. [35], such that it issues
the refresh commands when the refresh quantum is exceeded, or when the read
queue is empty.
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Chapter 3
Adaptive Cache-Hierarchy-Aware
Thread Scheduling
3.1 Introduction
Typical workloads running on chip multiprocessors are composed of multiple
threads. These threads may exhibit dierent execution characteristics. In other
words, they may run in dierent phases (e.g., memory phase, compute phase).
Besides dierent threads, even a particular thread's execution characteristics may
change over its life time. When threads are scheduled together that are running in
phases that exacerbates contention for shared resources, the system performance
decreases and throughput reduces due to conicts. On the other hand, when
threads running in cooperative phases are scheduled together, the contention for
shared resources is diminished that yields to better resource utilization and higher
throughput and improved system performance.
The choice of threads to be scheduled on the same core has signicant impact
on overall system performance. Inter-thread contention occurs since coscheduled
threads are competing for shared resources. The primary shared resource that
inuence the performance is the cache. An ecient scheduling should minimize
the contention for shared caches to maximize utilization and system performance.
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Since the execution characteristics of threads varies over time, the scheduling
decision has to be remade based on provisioned behaviors of threads for the near
future.
Other shared resources include functional units, instruction queues, mem-
ory, interconnections between resources, the translation look-aside buer (TLB),
renaming registers, and branch prediction tables. While threads share these re-
sources to improve utilization, they also compete for these resources that may
reduce eciency. The utilization is enhanced when a thread uses a resource that
would otherwise have gone unused. On the other hand, the eciency of a shared
resource may be reduced due to conicting behaviors of threads. Shared cache
is such a resource that is sensitive to interactions among threads. Our focus in
this part of the thesis will be on scheduling of threads based on interactions on
shared caches.
The way of making good use of shared caches is to understand underlying chip
multiprocessor's cache architecture and to schedule multithreaded applications
accordingly. For this reason, we briey discuss chip multiprocessor architecture
and underlying cache hierarchy. From the operating point of view, scheduling
decisions have to be made based on the measures that aect the performance the
most. Thus, we make a detailed survey on possible measures and evaluate their
eects on performance. We observe that, contrary to the common thought, L1
cache access pattern of threads has a great impact on performance. To elaborate,
we focused on L1 cache access patterns of threads and formulate a score for each
thread that reects execution characteristics of threads. The score of a thread
species the intensity to compete for shared resources, or namely the friendliness
of the thread. A thread that uses decent shared cache tends to be friendly, namely
it causes less degradation to its co-runners, and it suers less from its co-runners.
Although the notion of friendliness is widely used in recent studies; we observed
that they consider just a particular metric to determine friendliness, such as
IPC of each thread or miss ratio. Such metrics are well indicators for particular
cases; however, they become insucient for general cases where great diversity
is expected. Due to lack of adequate measure of friendliness, we developed a
multi-metric scoring scheme to specify the execution characteristics of threads
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Figure 3.1: The L2 miss variation of four threads running on two cores under
dierent scheduling schemes.
and make scheduling decisions on this multi-metric score.
3.2 Problem Statement
The conicts among threads are dicult to predict due to their unrepeatable
nature [36]. The behavior of a thread changes over time. For example, a thread
may have high memory demands during the initialization and data loading, and
following that it may have high CPU demand while processing loaded data. Load-
ing and processing may occur several times that eventually changes behavior of a
thread over time. Thus, static scheduling schemes are likely to fail on minimizing
conicts among threads.
An intuitive scheduling would be to group memory intensive threads with
threads that are non-memory intensive. However, it is not always possible to nd
such pairs (e.g., all threads may be memory intensive in a particular time). Also,
threads may be memory intensive; however, their memory access pattern may
change drastically that aects the overall performance. For example, streaming
threads may generate more memory requests; however, they do not get any benet
from cache hierarchy, since they have limited (or no) locality. Also, streaming
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Figure 3.2: The IPC variation of four threads running on two cores under dierent
scheduling schemes.
behavior of such threads are detrimental to other threads which are memory
intensive. They evict the cache lines of other threads without gaining any benet
in return.
Figures 3.1 and 3.2 show the variances in L2 miss ratio and instruction
per cycle (i.e., IPC) of threads under dierent scheduling, respectively. Four
benchmarks are running on two cores where two threads share private L1 cache
and all threads share unied L2 cache as LLC.
Existing schedulers used in operating systems are unaware of multi-level cache
hierarchies and access/sharing pattern of threads running on chip multiprocessors.
For this reason, traditional schedulers are oblivious to the access patterns of
threads and they may schedule threads in a way that their memory accesses
contradict with each other. This, in turn, hurts the cache performance leading
to high miss ratios, high number of evictions and longer time to serve memory
requests because data has to be brought from lower levels of memory hierarchy.
In addition, the use of proling provided by compiler-directed approaches can
not exploit the full potential of chip multiprocessors, since such proling may not
reect the dynamically changing inputs and execution characteristics of threads.
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Similarly, schedulers used in simultaneous multithreaded processors try to sched-
ule threads based on each thread's expected resource utilization to maximize,
but do not consider variances and changes in thread execution characteristics
over time.
Scheduling of threads has to be made based on the measures that aect the
performance the most. Thus, it is essential to gure out possible measures and
evaluate their eects on performance. As a primary shared resource, caches and
their performance measures are in focus. Most of the research is focused on
the interaction between threads and their eects on the last-level cache (LLC).
Currently, there is little understanding about their eects on higher levels of
cache hierarchy that eventually aect the lower levels of cache hierarchy. For
this reason, they pass over the primary source of demand for LLC accesses that
are caused by cache misses on the upper levels of cache hierarchy. If the higher
level cache accesses are scheduled wisely, the eciency of shared resources can
be improved and pressure on LLC can be reduced. The potential benets of
scheduling higher level cache accesses wisely are in two folds. First, higher level
caches will be used eciently and there will be less number of misses, thus latency
will be reduced. Second, the probability of eviction of a block will be reduced due
to the less number of misses in higher levels of the cache hierarchy. This reduces
the penalty for lower level cache accesses.
Based on these observations, we conclude that, cache-hierarchy-aware schedul-
ing for chip multiprocessors, which adopts dynamically changing execution char-
acteristics of threads, is inevitable.
3.3 Motivation
Numerous research eorts have been made on minimizing cache conicts and
capacity misses of shared LLC (in most cases L2) for both multiprocessors and
chip multiprocessors. Although such eorts are eective (i.e., minimizing cache
conicts and capacity misses of LLC), they ignore the eects of higher levels of
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cache hierarchy on eventual LLC performance. Typically, each core has L1 that
is shared by multiple threads in chip multiprocessors. Being oblivious to L1 cache
conicts and misses eventually creates more pressure on lower level caches (e.g.,
L2) and results in high latency lower level cache accesses.
The fundamental motivation behind focusing on LLC in previous research
eorts is that a miss on LLC requires high latency main memory access. Although
this is a valid argument, it does not justify to underestimate the eect of L1 (or
any cache level above LLC) on memory access latency. Contrary, we claim that
L1 cache access pattern (i.e., number of accesses, misses, evictions, etc.) has great
impact on overall memory access performance. This is our main motivation to
build cache-hierarchy-aware scheduler.
In recent study, Zhang et al. [14] pointed out that there is very limited sharing
of the same cache block among dierent threads. Modern applications are highly
parallelized, where each thread is working on independent cache block. For this
reason, it is very unlikely that they will access the same data block, so there is
limited or no data sharing. For example, threads of data-parallel programs may
process dierent sections of data. Similarly, threads of pipeline programs may
execute dierent tasks that may not use the same data set. In both cases, there is
no concern of shared data among multiple threads; however, the way the threads
use shared cache has an inuence on performance. This observation is important,
since programs show dierent characteristics in dierent phases of the execution
so that no particular mapping work well for all the phases. With this motivation,
we propose adaptive cache-hierarchy-aware scheduler. More specically, adaptive
cache-aware-hierarchy scheduling aims to adopt changing execution characteris-
tics of threads and tries to nd best scheduling that improves the performance
by reducing the cache contention and conicts among coscheduled threads.
19
3.4 Contributions
In this part of the thesis, we present a detailed study to show the importance of
cache-hierarchy-aware scheduling for applications running on chip multiproces-
sors. We investigate the impact of scheduling threads with dierent execution
characteristics and observe that the best scheduling for a given thread varies
depending on other threads that are scheduled along with it.
We introduce a ne-grained, multi-metric scoring scheme to classify threads
with respect to their execution characteristics. We use this ne-grained, multi-
metric scoring scheme to predict threads that get along with each other and
schedule them on the same core. The metrics used in scoring scheme are gathered
from L1 cache, as opposed to LLC as in the most of the previous works.
We propose a novel cache-hierarchy-aware scheduler that schedules threads in
a way that it minimizes the number of accesses to the lower level of cache/memory
hierarchy and reduces the number of evictions required on shared caches that
eventually limits the interference. Such a strategy leads to higher system through-
put and improved performance.
The proposed cache-hierarchy-aware scheduler is adaptive, such that it takes
dynamically changing execution characteristics of threads into account. We ob-
serve that by employing our adaptive cache-hierarchy-aware scheduling, the per-
formance (i.e., instruction per cycle) of the benchmarks used in this work are
improved by up to 12.6% and an average of 7.3% over the static schedules. The
improvements are due to reduced interference among coscheduled threads, lead-
ing to reduced number of evictions/misses and balanced number of accesses that
minimizes capacity conicts.
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3.5 Chip Multiprocessors of Simultaneous Mul-
tithreading
Chip multiprocessors [2] and simultaneous multithreading [3, 37, 38] are two ap-
proaches that have been proposed to increase processor eciency. Chip multipro-
cessors have multiple cores that share a number of caches and buses. Figure 3.3
show typical chip multiprocessor architecture and its memory subsystem. It has
four cores and each core can host two threads concurrently.
Figure 3.3: Typical chip multiprocessor architecture and its memory subsystem.
While each core has private L1 cache, all cores share a common on-chip L2
cache. Typically, L1 caches have a latency of 1 to 4 cycles, while L2 caches have
a latency of 10 to 20 cycles. On the other hand, o-chip main memories have a
latency of 100 to 200 cycles. Since o-chip memory access is extremely expensive
in terms of cycles and power, it is essential to utilize provided on-chip cache
hierarchy and minimize the number of o-chip memory accesses.
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3.6 Inter-thread Contention and Slowdown
When there are multiple threads running on chip multiprocessors concurrently,
there will be interference among all the threads. Threads running on the same
core compete for L1 cache, while they compete with all other threads running
on chip multiprocessor for shared L2 cache. To assess the interference among
threads and make a good scheduling evaluation, it is necessary to formulate the
slowdown of a thread when running along with other threads.
To avoid the distractions from other complexities, such as dierence between
program execution times and context switches in operating system, we consider
the following simplied scenario. There are N threads of the same number of in-
structions to be executed. The average slowdown of all threads can be calculated
as geometric mean of slowdowns of threads. The scheduler that minimizes the
average slowdown as given in Expression 3.1 is more desirable.
min N
qQN
i
IPC(i)stand alone
IPC(i)coscheduled
(3.1)
There is a trade-o between minimizing the average slowdown and maximizing
the overall system performance (i.e., IPC). It is possible to have schedules that
have lower average slowdown, but they also result in lower performance. On the
other hand, it is possible to have schedules that provide higher performance, but
they also have higher average slowdown. Therefore, a good scheduler should nd
a balance between slowdown and performance.
3.7 Performance Counters and Monitoring
The chip multiprocessors have performance monitoring units (PMUs) with in-
tegrated hardware performance counters. The statistics that are needed to op-
erate proposed scheduling algorithm can be collected through PMUs. PMUs
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can provide ne-grained statistics with relatively low overhead [15]. Parekh et
al. [39] used hardware performance counters that provide cache miss and related
information to schedule threads wisely in simultaneous multithreaded processors.
Similarly, Bulpin and Pratt [40] used performance counters to develop symbiotic
coscheduling approach on simultaneous multithreaded processors.
For our proposed cache-hierarchy-aware scheduler, we focus on L1 cache access
pattern of threads and classify them based on their propensity to compete for L1
cache and their relative eectiveness of L1 cache usage. Although classication of
threads is widely adopted in scheduling research, we observed that they consider
a particular metric to classify threads, such as IPC of each thread and miss rate.
Such metrics are well indicators for certain cases; however, they do not work
well for other cases. Thus, there is no silver-bullet metric that provides the best
for all cases. With this in mind, we developed a multi-metric scoring scheme to
specify execution characteristics of threads. Then, the score obtained through
multi-metric scoring scheme is used to make scheduling decisions.
3.8 Phase Detection and Prediction
The prediction of thread's cache access behavior for the next interval is essential
to obtain desired performance. Simply, predicting thread's cache access behavior
for the next interval will be the same as the previous interval provides reasonable
accuracy (e.g., between 84% and 95% [16]). Although the accuracy of the predic-
tion can be increased by using more complex prediction methods, we believe that
using last interval behavior as a prediction model for the next interval is sucient
for our purpose. It is a fair trade-o to have decent prediction accuracy with less
complexity, compared to marginal gain in accuracy with high complexity.
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3.9 Multi-metric Scoring Scheme
The behavior of a thread can be generalized by expressing three attributes for a
given interval. These attributes are aggressiveness, density and inecacy. These
attributes are represented in a binary vector, called attribute vector. The illus-
tration of attribute vector is given in Figure 3.4.
Figure 3.4: Attribute vector expresses execution characteristics of a thread.
Each attribute corresponds to dierent characteristics of a thread. These char-
acteristics have impact on the overall performance, eventually. The description
of attributes are as follows.
Aggressiveness determines the degree of acrimony of a thread, specifying how
much a thread interfere with other threads running concurrently on the same
core. Aggressiveness of a thread is related to its propensity of evicting cache
blocks of other threads. A thread that has higher eviction rate is considered as
aggressive, while the one with lower eviction rate is considered as complaisant.
Density determines the relative intensity of cache accesses of a thread with
respect to the sum of cache accesses of all threads. If a thread has higher number
of cache accesses, then it is considered as dense. On the other hand, it is con-
sidered as sparse if a thread has lower number of cache accesses relative to the
number of overall cache accesses made during the given interval.
Inecacy determines the degree of eorts of a thread that goes unrewarded.
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If a thread has high cache miss ratio, then it is considered as sterile. On the other
hand, it is considered as prolic if a thread has high cache hit ratio.
Although the attributes are related, they are considered as orthogonal to each
other. Note that, a thread may be sterile, but not aggressive if its misses do not
cause evictions.
These attributes are represented as bits in the attribute vector. The following
formulas are used to determine whether a thread has certain attribute or not.
Aggressiveness(Ti) =
(
1 if number of L1 evictions(Ti)
number of L1 accesses(Ti)
 a;
0 else
Density(Ti) =
8<: 1 if
number of L1 accesses(Ti)PN
j=0 L1 accesses(Tj)
  d;
0 else
Inecacy(Ti) =
(
1 if number of L1 misses(Ti)
number of L1 accesses(Ti)
  i;
0 else
where a,  d and  i are thresholds for aggressiveness, density and inecacy, re-
spectively. They are determined empirically. N is the number of threads running
on the chip multiprocessor.
Each attribute vector corresponds to a decimal value that species a multi-
metric score of a thread. This value is calculated as:
Score =
2X
i=0
2i  AVi
where AVi represents i
th bit of attribute vector of a thread (AVi represents the
least signicant bit when i = 0, and AVi represents the most signicant bit when
i = 2).
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3.9.1 Scalability of Mutli-metric Scoring Scheme
In case of having large number of threads running on chip multiprocessors with
extensive number of cores, the 3-bit attribute vector and scoring scheme may
not dierentiate execution characteristics of threads in a desired resolution. This
may yield to have coarse-grained schedules. To have higher resolution of execution
characteristics of threads with ne-grained schedules, it is better to expand the
attribute vector. For each attribute, more bits can be used to specify the attribute
in higher resolution. An example of attribute vector with higher resolution is
shown in Figure 3.5.
Figure 3.5: Attribute vector that expresses execution characteristics of a thread
in higher resolution.
3.10 Adaptive Thread Scheduling
Figure 3.6 illustrates the ow of adaptive cache-hierarchy-aware thread scheduling
in chip multiprocessors.
After collecting information regarding L1 cache performance and updating
attribute vectors of threads, the scheduling decision can be made. The scheduling
decision is made based on the multi-metric scores of threads.
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Figure 3.6: The ow of adaptive cache-hierarchy-aware thread scheduling.
Each candidate schedule has a score expressed as coscheduling score, in short
CoScore. The aim of scheduling is to nd a schedule that minimizes CoScore
calculated as:
CoScore(Ti; Tj) = AV (Ti) & AV (Tj)
(3.2)
where Ti and Tj are candidate threads to be coscheduled (i.e., Ti 6= Tj); and
AV (Ti) and AV (Tj) are attribute vectors of Ti and Tj, respectively. Note that Ti
and Tj are candidate threads, so they are not scheduled, yet.
The CoScore is simply a logical bitwise AND operation between multi-metric
scores of candidate threads. It is simple, yet an eective way to nd desired
schedules that improve the performance. This, simple AND operation favors
scheduling threads can get along with each other. Figure 3.7 shows the illustration
of calculating CoScore and nding the schedule that minimizes CoScore.
CoScore's most signicant bits are dominant in selecting the schedule. Our
approach tends to prefer a CoScore 011 over 100. Hence, metrics can be prioritized
according to their positions in the CoScore.
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Figure 3.7: Coscheduling score calculation.
A schedule that has the lowest CoScore is selected as candidate. If there are
more candidates, then the one that preserves locality is selected (i.e., no thread
migration is required).
The calculation of CoScore starts with a thread that has the lowest multi-
metric score. Then, a thread that will minimize the scheduling score when sched-
uled with the current thread is found. If there are multiple threads with lowest
multi-metric score, a preference is given to the thread that has the higher IPC.
If still there are multiple threads that have the same multi-metric score and the
same IPC, then a thread is chosen randomly.
When all threads are scheduled to appropriate cores, the performance coun-
ters are reset. With the new scheduling period, attribute vectors of threads are
reconstructed, multi-metric scores of threads are reevaluated and scheduling is re-
executed as discussed. The details of this adaptive cache-hierarchy-aware thread
scheduling algorithm is given in Algorithm 1.
When a thread is scheduled to execute on a dierent core than it was running
on before, the cache blocks required by this thread have to be reloaded from L2 or
lower level of cache hierarchy. While this comes with an overhead, we determined
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Algorithm 1: Cache-hierarchy-aware thread scheduling algorithm.
UnSched T ! unscheduled threads;
UnMapped T ! matched but not mapped threads;
S;C ! set of threads to be scheduled;
Ts; Tc ! threads to be scheduled;
Ps; Pc ! cores on which Ts and Tc run during the last interval, respectively;
while UnSched T 6= empty do
Ts  a thread that has the lowest score;
if S has multiple threads then /* with the lowest score */
Ts  select thread 2 S that has the highest IPC;
if S has multiple threads then /* with the highest IPC */
Ts  select a thread 2 S randomly;
end
end
C  a thread 2 UnSched T that minimizes CoScore;
if C has multiple threads then /* with the lowest CoScore */
Tc  select thread 2 C that run on Ps recently;
else
Tc  select a thread 2 C with the highest IPC;
if C has multiple threads then /* with the highest IPC */
Tc  select a thread 2 C randomly;
end
end
if Ps is available then
map Ts and Tc to Ps;
end
else if Pc is available then
map Ts and Tc to Pc;
end
else
UnMapped T  Ts and Tc
end
end
while UnMapped T 6= empty do
Ts and Tc  select matched threads from UnMapped T ;
map Ts and Tc to the available(free) cores;
end
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that it is amortized over long execution intervals. This is due to the fact that the
number of cache misses will be reduced as a result of reduced interventions in the
scheduled thread.
Figure 3.8 illustrates that how cache-hierarchy-unaware scheduling can penal-
ize the threads that could perform much better. Notice the lower L1 hit ratio
and higher L2 miss ratio. The number of L2 hits is four, while the number of L2
misses is 17.
Figure 3.9 illustrates that how cache-hierarchy-aware scheduling actually re-
duces the number of L2 misses and increases the L1 hit ratio. The same example
is used with Figure 3.8. The pressure due to the L1 misses is reduced that results
in less number of L2 accesses and L2 misses. While the number of L1 hits is
increased from 0 to 4, the number of L2 misses reduced from 17 to 14. Since
this is just an illustration, we do not consider the eects of L1 hits on core 0. In
reality, core 0 is most likely generate more memory requests compared to core 1,
since core 0 can continue issuing instructions in a higher rate due to higher L1
hit ratio.
30
Figure 3.8: Cache-hierarchy-unaware scheduling. The number of L2 hits is four,
while the number of L2 misses is 17.
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Figure 3.9: Cache-hierarchy-aware scheduling. The number of L2 misses reduced
to 14.
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Chapter 4
Adaptive Compute-phase
Prediction and Thread
Prioritization
4.1 Introduction
In response to increased pressure on memory subsystem due to the memory re-
quests generated by multiple threads, an ecient memory access scheduler has
to fulll the following goals:
 serve memory requests in a way that cores are kept as busy as possible
 organize the requests in a way that the memory bus idle-time is reduced
One approach to keep cores as busy as possible is to categorize and prioritize
threads based on their memory requirements. Threads can be categorized into
two groups: memory-non-intensive (i.e., threads in compute phase), and memory-
intensive (i.e., threads in memory phase). Kim et al. [30] proposed a memory
access scheduler that gives higher priority to memory-non-intensive threads, and
gives lower priority to memory-intensive threads. The reason behind such prior-
itization is that memory-non-intensive threads (i.e., threads in compute phase)
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can make fast progress in their executions, so the cores can be kept busy. On the
other hand, memory-intensive threads (i.e., threads in memory phase) have more
memory operations and they do not use computing resources as often.
Ishii et al. followed the same idea of prioritizing the threads based on their
memory access requirements. They enhanced prioritization mechanism with a
ne-grained priority prediction method. This ne-grained priority prediction
method is based on saturation counters [34]. They do not rely on time quan-
tum (typically some millions of cycles) to categorize threads as memory-non-
intensive and memory-intensive, instead they employ saturation counters to cat-
egorize threads on the y. In addition, they proposed writeback-refresh overlap
that reduces memory bus idle-time. Writeback-refresh issues pending write com-
mands of the ranks that are not refreshing and refreshes a given rank concurrently.
This means that the issuing write commands (of rank that is not refreshing) and
refreshing a rank are overlapped. This reduces the idle time of the memory bus
and enhances the performance of the memory subsystem.
4.2 Problem Statement
The necessity of distinguishing threads based on their memory access require-
ments is well understood and many research eorts have exploited this fact.
Kim et al. [30] and Ishii et al. [34] provided examples of thread classication
and prioritization mechanisms. They categorize threads into two groups, namely
memory-non-intensive (i.e., threads in compute phase), and memory-intensive
(i.e., threads in memory phase). Although they distinguish threads into dier-
ent groups, they do not dierentiate the threads in the same group. We believe
that ne-grained prioritization is required even for the threads in the same group
(i.e., memory-non-intensive or memory-intensive) to maximize the overall sys-
tem performance and utilize the memory subsystem at the highest degree. For
this reason, we introduce a ne-grained thread prioritization scheme that can be
employed by existing state-of-the-art memory access schedulers.
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In addition to that, the thread classication scheme presented in the work
of Ishii et al. [34] is based on saturation counters. Saturation counters provide
eective metrics to understand threads to be in compute phase or in memory
phase. In determination of this, interval and distance thresholds are used. These
thresholds are predened and determined empirically. Although they are eec-
tive, they are vulnerable to short distortions and bursts that may result in wrong
classication of threads. We believe that these thresholds have to be updated
appropriately depending on the execution characteristics of the threads to clas-
sify them with higher accuracy. For this reason, we enhanced phase prediction
scheme of Ishii et al. and make it adaptive.
4.3 Motivation
The classication of threads running on chip multiprocessors is essential to im-
prove memory subsystem performance. Since the execution characteristics of the
threads may change during their lifetime, such a classication has to be updated
accordingly. Mainly, a thread can be either in compute phase, or memory phase
for a given time of its execution. For this reason, the detection of a phase that
a thread is currently in and prediction of the phase that a thread is going to
be in have signicant importance in scheduling memory accesses. There has to
be a memory access scheduler that can predict the execution phases of threads
eciently, and prioritize them to access memory. The prioritization has to be
ne-grained and the phase detection has to be accurate, thereby motivating us to
implement ne-grained prioritization and adaptive phase prediction in memory
access scheduler.
4.4 Contributions
In this part of the thesis, we introduce a memory access scheduling algorithm that
is an enhancement to the state-of-the-art memory access scheduler presented by
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Ishii et al. [34]. We propose a ne-grained thread prioritization scheme that is
performed in two steps. In the rst step, threads are categorized as memory-
non-intensive and memory-intensive. Threads that are memory-non-intensive are
given higher priorities than the threads that are memory-intensive. In the second
step, threads that are in the same group are prioritized among themselves based
on how much progress they can make in their executions. We call this approach
as adaptive thread prioritization.
In addition to that, we enhanced compute-phase prediction scheme presented
by Ishii et al. in a way that it detects phase changes in a timely manner. Ishii
et al. used predened thresholds for saturation counters to predict execution
phases; however, predened thresholds are inadequate to detect phase changes in
a timely manner. Inadequately dened thresholds may result in certain threads to
be prioritized unfairly longer while preventing others to be prioritized when they
actually should be prioritized. Thus, the eciency of phase prediction mechanism
is correlated to the accuracy of thresholds used for saturation counters. We
introduced a mechanism that determines the thresholds for each thread on the
y, considering the recent memory access pattern of a thread. Since the thresholds
are determined at run-time, we call it adaptive compute-phase prediction.
Compared to the prior schedulers First-Ready First-Come First-Serve (FR-
FCFS) and Compute-phase Prediction with Writeback-Refresh Overlap (CP-
WO), our algorithm reduces the execution time of the generated workloads up to
23.6% and 12.9%, respectively.
4.5 Memory Model
The memory model used in our study is based on the architecture specied in
USIMM simulation framework [41]. In the USIMM simulation framework, DRAM
is separated into channels and each channel consists of ranks. Each rank has
multiple banks. The write and read requests are queued in separate queues,
namely write queue and read queue, respectively. The size of write queue is
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64 for one-channel conguration, and 96 for four-channel conguration. On the
other hand the size of read queue is considered to be innite.
Figure 4.1: Typical memory bank architecture found in a DRAM rank.
Each rank of a DRAM has multiple banks. Typical memory bank architecture
found in a DRAM rank is shown in Figure 4.1. A bank is a two-dimensional
structure composed of rows and columns. Each bank operates in lockstep fashion.
A row of a bank is accessed as a whole at a given time. When a row is accessed
through activate row command, the entire row is brought into the row-buer of
that bank. The row-buer allows to reduce the number of cycles needed to serve
the subsequent requests that access to the same row. When a row is present
in the row-buer, a set of read/write requests to this row can be performed by
executing column read/write command only. This reduces the total number of
cycles needed to complete the requests made for that bank. When the column
read/write commands are nished, the row-buer is precharged that restores the
content of the row-buer into the corresponding row of a bank.
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4.6 Adaptive Compute-phase Prediction
Ishii et al. [34] proposed a memory access scheduling algorithm that we call
Compute Phase Prediction with Writeback-Refresh Overlap (CP-WO). Compute
Phase Prediction with Writeback-Refresh Overlap scheduler can predict the ex-
ecution phase of a thread on the y. Typically there are two phases a thread
may be in. A thread may be either in compute phase, or in memory phase.
The threads in compute phase are memory-non-intensive. On the other hand,
the threads in memory phase are memory-intensive. The threads in compute
phase are given higher priorities for memory accesses. The reason behind this is
that the threads in compute phase can make fast progresses and keep cores busy,
thereby improving the performance and enhancing the utilization. On the other
hand, the threads in memory phase spend more time on memory and have less
computation, thus leave cores idle. For this reason, the threads in compute phase
are prioritized.
The idea of prioritizing the threads in compute phase (i.e., memory-non-
intensive) is also used by Kim et al. [30] in their thread cluster memory (TCM)
scheduler. The thread cluster memory scheduler classies threads into two groups,
namely, memory-non-intensive threads and memory-intensive threads. It priori-
tizes the memory access requests of memory-non-intensive threads over memory-
intensive threads. The prioritized memory-non-intensive threads will spend less
amount of time on memory operations and return back to the execution much
earlier. This way, cores in a chip multiprocessor can be kept as busy as possible,
increasing the throughput and improving the performance.
The thread cluster memory scheduler classies threads whenever the time
quantum exceeds a certain threshold, typically in the range of million cycles.
Threads are classied at the beginning of each quantum based on memory access
patterns. Due to the dynamic behavior of threads, their execution characteris-
tics (i.e., memory access pattern) may change before the time quantum expires.
If this is the case, threads have to be re-clustered to properly prioritize them.
However, the thread cluster memory scheduler does not have capability of re-
clustering threads before the time quantum expires. Threads are treated as they
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started, although they may change their execution phase, which in turn, requires
adjustments in priorities of threads. For this reason, the thread cluster memory
scheduler can not respond to the changes in memory access patterns of threads in
a timely manner. Due to this limitation, it blindly misses possible improvements
on performance and fairness.
To overcome the barrier in thread cluster memory scheduler, Ishii et al. em-
ployed saturation counters to classify threads. Saturation counters help to re-
spond to changes in memory access pattern of a thread in a faster manner com-
pared to time quantum approach of thread cluster memory scheduler. Another
dierence between thread cluster memory scheduler and the scheduler of Ishii et
al. is that the former uses memory trac generated by L2 cache miss to cluster
threads, while the latter uses the committed number of instructions to cluster
threads. We believe that the former provides better indication of threads being
in compute phase, or in memory phase.
Ishii et al. used saturation counters to determine if a thread is in compute
phase or in memory phase. These saturation counters are interval counter and
distance counter. The interval counter species the number of committed instruc-
tions between the last two cache misses for a thread. If an interval counter (i.e.,
i) of a thread exceeds the interval threshold (i.e.,  i), then thread is predicted to
be in compute phase and the distance counter (i.e., d) is set to zero. On the other
hand, the distance counter is incremented if the interval counter stays below the
interval threshold. If there are consecutive accesses whose interval counter stays
below the interval threshold that leads distance counter to exceed the distance
threshold (i.e.,  d), then a thread is considered to be in memory phase. The
distance threshold determines how long a thread is going to be treated as it is in
compute phase; although, it does not satisfy the interval counter constraint. This
allows tolerating short distortions and small bursts that may be seen in compute
phase and thereby, not treating a thread to be in memory phase, immediately.
However, it is important to decide how long to tolerate a thread that does not
satisfy the interval counter constraint before considering it to be in memory phase
and vice versa.
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The distance threshold ( d) and the interval threshold ( i) are predened
in the original work. The higher distance threshold becomes inappropriate for
most of the cases since it keeps a thread in compute phase longer; although
the thread actually is in memory phase. On the other hand, smaller distance
threshold makes a thread vulnerable to short distortions and bursts, so a thread
is treated as it is in memory phase; although, it is in compute phase. To deal
with such anomalies, we introduced an adaptive compute-phase prediction scheme.
Adaptive compute-phase prediction allows us to determine the distance threshold
on the y by monitoring memory access characteristics of a thread. The distance
threshold determined adaptively tolerates short distortions and bursts that can be
seen in compute phase, as it is in the original work. More importantly, adaptively
determined distance threshold helps to predict the execution phase changes earlier
compared to predened distance threshold. The illustration of original compute-
phase prediction is given in Figure 4.2. Similarly, the illustration of adaptive
compute-phase prediction is given in Figure 4.3.
In Figure 4.2, the predened distance threshold ( d) is set to ve. Light
boxes indicate that interval counter constraint is satised (i.e i exceeds  i).
Dark boxes indicate that interval counter constraint is not satised (i.e i stays
below  i). The distance counter (d) is incremented if interval counter constraint
is not satised and reset otherwise. When the distance counter (d) exceeds the
distance threshold ( d is ve in this illustration), the thread is considered to be in
memory phase. The thread is considered to be in compute phase when it satises
interval counter constraint again.
On the other hand, in Figure 4.3, our adaptive compute phase prediction
scheme observes that the interval counter constraint is satised, except consec-
utive two cache misses. By using this observation, our adaptive compute phase
prediction determines that there is no need to consider a thread in compute
phase if the distance counter (d) exceeds two. Whenever the third consecu-
tive access that does not satisfy interval counter constraint is occurred, adaptive
compute-phase prediction concludes that a thread exits compute phase and goes
into memory phase. Note that, adaptive compute-phase prediction can detect
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Figure 4.2: Default compute-phase prediction.
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Figure 4.3: Adaptive compute-phase prediction.
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the change in execution phase much earlier. Thus, adaptive compute-phase pre-
diction increases the accuracy of prediction and reduces the time required which
leads to improved overall performance and fairness.
Likewise, if the prediction seems to be wrong (i.e., after observing the third
consecutive access that does not satisfy the interval constraint, the thread is
considered to be in memory phase; although it satises the interval constraint
on the fourth access), then the distance threshold ( d) is updated accordingly.
An illustration of misprediction and updating distance threshold ( d) is given in
Figure 4.4.
Figure 4.4: Updating a threshold in adaptive compute-phase prediction.
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Instead of using predened distance threshold to predict the execution phase
of a thread, adaptive compute-phase prediction uses the upper limit to adaptively
determine distance threshold ( d). Adaptively determined distance threshold ( d)
can take a value between 1 and predened distance threshold.
4.7 Adaptive Thread Prioritization
As described earlier, threads are classied into two groups. Threads in compute
phase are prioritized over threads in memory phase. However, it is possible to
have multiple threads in compute phase. In the scheduler of Ishii et al., the
memory requests of threads in compute phase are serviced in the order they have
received. Although it allows threads to make progress and keep cores busy, it
misses possible performance benets that could be obtained through ne-grained
prioritization among threads of the same group.
We observed that prioritizing threads based on their potentials of making more
progress on their execution increases the system performance even further. For
this reason, we enhanced prioritization scheme of Ishii et al. in a way that threads
in the same group are prioritized based on their potentials of making progress in
their execution. when their memory requests serviced by the memory controller.
We call this ne-grained prioritization scheme as adaptive thread prioritization
since the priorities of threads are determined on the y.
The usage of adaptive thread prioritization diers for threads in dierent
groups (i.e., memory-non-intensive and memory-intensive). Adaptive thread pri-
oritization works for threads in compute phase as follows. Among the threads in
compute phase, the one that has the highest potential to make more progress is
prioritized. On the other hand, threads in memory phase are prioritized based
on whether they exhibit page hit and rank/bank locality. The adaptive thread
prioritization is used as a tie breaker for threads in memory phase when there are
multiple threads that exhibit page hit or rank/bank locality with recent memory
accesses.
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Priority Reason for Prioritization Command Phase
1 timeout no matter no matter
2 low-MLP no matter no matter
3 adaptive prioritization column access compute
4 adaptive prioritization activate compute
5 adaptive prioritization precharge compute
6 page hit/adaptive prior. column access memory
7 rank/bank locality/adaptive prior. activate memory
8 rank/bank locality/adaptive prior. precharge memory
Table 4.1: Prioritization policy for the read requests.
The reason behind prioritizing threads in compute phase based on the progress
they can make (i.e., employing adaptive thread prioritization) is to keep cores
busy as much as possible. While cores are kept busy to execute threads in compute
phase, the memory controller can service to memory requests of other threads.
Thus, a thread that has more potential to keep a core busy for a longer period of
time is prioritized over others.
On the other hand, if there is no thread in compute phase, then the main
goal becomes to maximize memory throughput and reduce latency. For this
reason, threads that exhibit row-buer hit or rank/bank locality are given higher
priorities. If there is no row-buer hit, then the threads accessing the same
bank/rank that was accessed recently are prioritized. When there are multiple
threads that exhibit row-buer hit, or bank/rank locality with recent memory
access, then the adaptive thread prioritization is used to decide which thread is
going to be prioritized.
We also employ aging in order to provide fair access to the memory. After a
certain period of time, regardless of whether a thread is in compute phase or not, it
is given the highest priority to avoid starvation. Threads that have low memory-
level parallelism are also prioritized over other threads to let them nish their
memory operations and continue on their execution as soon as possible. Table 4.1
summarizes the priority policy for the read requests. The smallest number in the
table indicates the highest priority while the biggest number indicates the lowest
priority.
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Chapter 5
Evaluations
We provide extensive evaluations to present and analyze the eectiveness of pro-
posed adaptive cache-hierarchy-aware thread scheduling in Section 5.1. Following
that, we evaluate the adaptive compute-phase prediction and thread prioritization
approach in Section 5.2.
5.1 Adaptive Cache-hierarchy-aware Thread
Scheduling
5.1.1 Simulation Environment
We performed our experiments on multi2sim simulation framework that is de-
veloped to evaluate multicore-multithreaded processors [42]. Otherwise specied,
we used the conguration given in Table 5.1 for chip multiprocessor and main
memory.
We used PARSEC benchmarks to evaluate our proposed adaptive cache-
hierarchy-aware thread scheduling algorithm. PARSEC is a set of benchmarks
consists of multithreaded programs. It focuses on emerging workloads and was
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4 cores
2 threads per core
Private L1 cache (combined), sets = 16, assoc. = 2
Policy = LRU, block size = 64, latency = 1
Shared L2 cache, sets = 64, assoc. = 4
Policy = LRU, block size = 64, latency = 10
Main memory, sets = 128, assoc. = 8, policy = LRU
Block size = 64, latency = 100
L1-L2 bus in/out bandwidth = 72
L2-Main memory bus in/out bandwidth = 264
Table 5.1: Chip multiprocessor and memory conguration for evaluations.
designed to be a representative set of next-generation shared-memory programs
for chip multiprocessors [43]. In our experiments, we used eight benchmarks from
PARSEC suite. Details of the benchmarks are given in Table 5.2.
blackscholes Option pricing with Black-Scholes Partial Dier-
ential Equation (PDE)
canneal Simulated cache-aware annealing to optimize rout-
ing cost of a chip design
dedup Next-generation compression with data deduplica-
tion
facesim Simulates the motions of a human face
uidanimate Fluid dynamics for animation purposes with
Smoothed Particle Hydrodynamics (SPH) method
freqmine Frequent itemset mining
vips Image processing
x264 H.264 video encoding
Table 5.2: PARSEC benchmarks used in evaluations.
dedup uses the pipeline parallelization model with a dedicated pool of threads
for each pipeline stage. facesim and uidanimate are streaming programs.
blackscholes, canneal, freqmine, vips and x264 are data-level parallel programs
with dierent amount and patterns of synchronizations and inter-thread commu-
nications.
At the very beginning of evaluations, we collected proling regarding all the
benchmarks. We run each benchmark along with other benchmarks one by one
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on the same core and observed their respective performances. Then, we select the
best schedules that maximize the performance (i.e., IPC) by using this proling.
At each interval, we scheduled threads in a way that the overall performance of the
IPC is maximized. We referred these schedules as dynamic-oine and we used
them as a baseline to compare against the proposed adaptive cache-hierarchy-
aware thread scheduler. We also compared our adaptive cache-hierarchy-aware
thread scheduler with possible static schedules.
Although IPC of threads obtained during oine proling do not match the
one obtained on the y due to interactions of other scheduled threads, it provides
a very good estimate of the highest IPC that can be achieved. Throughout the
experiments, we observed that adaptive cache-hierarchy-aware thread scheduling
outperforms static schedules and it is very close to the IPC achieved by dynamic-
oine schedule.
Sch. Core 0 Core 1 Core 2 Core 3
S1 blackscholes-vips canneal-dedup facesim-x264 uidanimate-freqmine
S2 blackscholes-canneal vips-dedup facesim-uidanimate x264-freqmine
S3 blackscholes-dedup vips-canneal facesim-freqmine x264-uidanimate
S4 blackscholes-facesim vips-uidanimate canneal-x264 dedup-freqmine
S5 blackscholes-x264 vips-freqmine canneal-facesim dedup-uidanimate
S6 blackscholes-uidanimate vips-x264 canneal-freqmine dedup-facesim
S7 blackscholes-freqmine vips-facesim canneal-uidanimate dedup-x264
Table 5.3: Static schedules used in evaluations.
We have generated seven dierent static schedules. Since there are eight
benchmarks, we allowed a benchmark to run with dierent one in each sched-
ule. By doing so, we aimed to cover all possible schedules for eight benchmarks
(running on 4-core chip multiprocessor). We permuted the scheduled threads and
generate distinct thread combinations. Since there are eight benchmarks, each
benchmark can be scheduled with the remaining seven benchmarks at most. Note
that, it does not matter on which core the two threads are scheduled; however,
it matters which threads are scheduled together. The static schedules generated
and corresponding threads running on cores are given in Table 5.3.
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5.1.2 The Eect of Scheduling on System Performance
In this set of evaluations, we compared the eect of dierent scheduling schemes
on performance for each benchmark (i.e., IPC). Figure 5.1 shows the IPC of each
benchmark under dierent schedules.
As it can be seen from Figure 5.1, dierent schedules increase the performance
for dierent benchmarks. There is no single schedule that outperforms the others
for all benchmarks. This is also true for our proposed adaptive cache-hierarchy-
aware scheduler. An important observation from this gure is that it is necessary
to understand the main dynamics of the overall performance. Instead of increas-
ing the performance of a particular benchmark, it is more desirable to nd a
balance among the performance of all threads. Our adaptive cache-hierarchy-
aware scheduler works towards this goal. It tries to maximize the performance of
overall system, not the performance of a particular thread. So, adaptive cache-
hierarchy-aware scheduler does not favor (unfairly) a particular thread that may
contribute to the overall performance the most (i.e., a thread that has highest
potential to increase IPC in case of more resources are given to it). Instead, it
tries to nd a balance among threads where they contribute to the overall system
performance.
In this set of evaluations, we compared the overall system performance pro-
vided by dierent scheduling schemes. The results are given in Figure 5.2. As
it can be seen, our adaptive cache-hierarchy-aware scheduler outperforms all the
static schedules, and barely left behind the dynamic-oine scheduling. Note that
dynamic-oine provides the highest IPC that can be achieved; however, it re-
quires proling in advance. For this reason, dynamic-oine is not a practical
scheduler, but it helps us to evaluate our approach against. Figure 5.2 also shows
the eectiveness of adaptive cache-hierarchy-aware scheduler on maximizing over-
all system performance without unfairly favoring certain benchmarks.
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Figure 5.1: Performance of benchmarks under dierent scheduling schemes.
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Figure 5.2: Comparison of overall system performance under dierent scheduling
schemes.
5.1.3 Slowdown of Benchmarks
It may be misleading to focus solely on IPC when evaluating scheduling schemes.
As we discussed in Section 5.1.2, the overall system performance can be maxi-
mized by unfairly favoring threads that have higher potential to contribute to the
overall system IPC. However, such an approach is not desirable in most cases.
Instead, the system performance has to be maximized such that each thread con-
tributes to the overall system performance as much as possible while interference
with other threads is minimized. In other words, fairness should not be traded for
performance. The schedulers proposed for chip multiprocessors should also take
slowdown of threads into account while trying to maximize system performance.
In this set of evaluations, we analyzed the behavior of a particular benchmark
when it is scheduled with another one. Table 5.4 shows the slowdown of bench-
marks when they run concurrently with another benchmark. Slowdown species
the degree of vulnerability of a benchmark to the interference of the other thread.
The slowdowns given in Table 5.4 are observed on a single core that can run
two threads concurrently. There is only one schedule possible, since two threads
exist in this set of evaluations.
As noted earlier, a desired scheduler should maximize the system performance
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running with
blackscholes canneal dedup facesim uidanimate freqmine vips x264
blackscholes 2.1 3.4 2.5 1.7 2.6 2.9 3.5
canneal 2.8 4.3 2.5 1.5 2.8 2.7 3.0
dedup 2.1 1.6 1.7 1.3 1.9 1.9 2.1
facesim 3.2 2.6 4.4 1.7 2.8 3.2 3.3
uidanimate 2.9 2.3 6.2 2.4 2.7 2.6 2.9
freqmine 3.3 2.8 4.3 2.7 1.9 3.3 3.4
vips 1.8 1.4 2.2 1.5 1.2 1.6 1.9
x264 3.0 2.0 2.9 2.1 1.5 2.2 2.5
Table 5.4: Slowdown of a thread when scheduled with another thread on the
same core.
while preventing unfairness. Since slowdowns of benchmarks provide a notion of
fairness, we can evaluate the eectiveness of schedulers on maximizing system
performance fairly. Table 5.5 shows the slowdown of benchmarks when scheduled
with another thread on the same core, while the rest of the benchmarks are
running on other cores under the static scheduling. The slowdowns presented in
the rest of the section are observed on a quad-core chip multiprocessor (i.e., the
conguration given in Table 5.1).
running with
blackscholes canneal dedup facesim uidanimate freqmine vips x264
blackscholes 4.8 5.0 5.6 3.6 6.3 5.7 5.7
canneal 6.1 4.6 3.9 2.9 6.2 4.7 5.7
dedup 5.5 2.4 3.0 1.9 4.9 3.8 4.8
facesim 6.7 3.9 4.6 3.0 6.3 5.2 5.9
uidanimate 5.6 4.0 6.9 4.6 5.9 4.9 5.2
freqmine 8.0 6.3 5.8 6.6 3.6 6.2 7.7
vips 3.0 2.3 2.3 2.4 1.9 2.7 2.9
x264 4.7 3.8 3.6 4.0 2.8 4.9 4.3
Table 5.5: Slowdown of a thread when scheduled with another thread under the
static scheduling scheme.
Compared to static schedules, threads can be scheduled with dierent threads
throughout the execution in dynamic-oine scheduling. For this reason, we repre-
sented overall slowdown for each benchmark and dierence between the minimum,
maximum and average slowdown observed under the static schedules. Table 5.6
shows the slowdown of benchmarks under dynamic-oine scheduling. The rst
column of the table species the overall slowdown of benchmarks. The second,
third and fourth columns of the table specify how much overall slowdown of a
thread deviates from minimum, maximum and average slowdown observed under
the static schedules, respectively. In other words, the second column of the table
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is calculated as the subtraction of the minimum slowdown for a thread under
the static scheduling from the slowdown of a thread under the dynamic-oine
scheduling. The third and fourth columns are calculated in the same manner.
 from
min. (+=-) max. (+=-) avg. (+=-)
blackscholes 6.0 2.4 -0.3 0.7
canneal 3.9 0.9 -2.3 -1.0
dedup 3.5 1.6 -2.0 -0.3
facesim 3.9 0.9 -2.8 -1.2
uidanimate 4.1 0.1 -2.8 -1.2
freqmine 7.3 3.6 -0.8 0.9
vips 2.2 0.3 -0.8 -0.3
x264 4.3 1.5 -0.5 0.3
Table 5.6: Slowdown of a thread when scheduled with another thread under the
dynamic-oine scheduling scheme.
Similar to the dynamic-oine scheduling, adaptive cache-hierarchy-aware
scheduling allows threads to be scheduled with dierent threads throughout the
execution. Table 5.7 shows the slowdown of benchmarks under the adaptive
cache-hierarchy-aware scheduling. Likewise, the rst column of the table speci-
es the overall slowdown of benchmarks. The second, third and fourth columns of
the table specify how much overall slowdown of a thread deviates from minimum,
maximum and average slowdown observed under the static schedules, respectively.
 from
min. (+=-) max. (+=-) avg. (+=-)
blackscholes 7.3 3.7 1.0 2.0
canneal 4.1 1.1 -2.1 -0.8
dedup 2.7 0.8 -2.8 -1.1
facesim 4.4 1.4 -2.3 -0.7
uidanimate 4.2 0.2 -2.6 -1.1
freqmine 6.9 3.3 -1.1 0.6
vips 2.3 0.3 -0.7 -0.2
x264 4.0 1.1 -0.9 -0.1
Table 5.7: Slowdown of a thread when scheduled with another thread under the
cache-hierarchy-aware scheduling.
As indicated earlier, a desired scheduler should also try to minimize average
slowdown while trying to increase system performance. To this end, our proposed
adaptive cache-hierarchy-aware scheduler obtains decent slowdown and provides
higher system performance. Figure 5.3 shows the comparison of slowdown of all
the benchmarks running under dierent scheduling schemes.
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Figure 5.3: Slowdowns of benchmarks under dierent scheduling schemes.
Proposed adaptive cache-hierarchy-aware scheduler outperforms all other
scheduling schemes, including dynamic-oine, except the fth static schedule
(i.e., S5). However, slowdown observed in S5 and adaptive cache-hierarchy-aware
scheduler are very close. In addition, although S5 has lower slowdown, it does
not improve the system performance as much as adaptive cache-hierarchy-aware
scheduler. If we consider both slowdown and system performance, we can con-
clude that the adaptive cache-hierarchy-aware achieves better results compared
to S5.
5.1.4 The Eect of Scheduling on Cache Performance
In this set of evaluations, we analyzed the eect of cache sizes on system per-
formance. The reason behind this analysis is to determine the sensitivity of
benchmarks to the allocated cache resources. Figure 5.4 shows the miss per kilo
instruction with respect to L2 cache size for the benchmarks.
Although, all benchmarks benet from increased L2 cache sizes, dedup and
x264 benet more compared to others. However, almost all benchmarks saturate
at 128 KB. Such observations are important for designing cache architecture for
chip multiprocessors.
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Figure 5.4: Miss per kilo instructions vs. L2 cache size for the benchmarks.
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Figure 5.5: L2 miss per kilo instruction of benchmarks under dierent scheduling
schemes.
An important metric to evaluate the eectiveness of a scheduler is LLC (i.e.,
L2 in our case). In this section, we justify why considering higher level of cache
hierarchy in scheduling decisions will eventually aect the performance of LLC.
We used L2 miss per kilo instruction as a metric to evaluate the eectiveness
of the scheduling schemes. The scheduling scheme that minimizes the L2 miss per
kilo instruction is more desirable than the others. Figure 5.5 shows the number
of L2 misses per kilo instruction for dierent scheduling schemes. As it can be
seen, our proposed adaptive cache-hierarchy-aware scheduler has the lowest L2
miss per kilo instruction. Therefore, justifying our claim on the importance of
higher level caches on LLC performance.
Figure 5.6 shows the L2 miss ratios of the benchmarks for dierent scheduling
schemes. Although adaptive cache-hierarchy-aware scheduler does not have the
minimum L2 miss ratio, we believe that it is reasonable. The results of L2 miss
ratio might be misleading if it is considered without taking corresponding system
performance (i.e., IPC) into account. There might be cases where the threads
make slow progress due to the contention on shared resources, thus generating less
number of cache accesses. These cache accesses might have higher hit ratio. On
the other hand, there might be cases where threads make faster progress, thanks
to wise scheduler that reduces the contention on shared resources, thus generate
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Figure 5.6: L2 miss ratio of benchmarks under dierent scheduling schemes.
more cache accesses. These accesses might have lower hit ratio compared to the
rst case. However, we can not conclude that the scheduling in the rst case is
better than the second one, solely it has the lower miss ratio. In fact, we need
to look at what would be the miss ratio when the threads in the rst case would
also make the same progress as the threads in the second case. For this reason,
we used L2 miss per kilo instruction as a metric for performance of cache, instead
of L2 miss ratio.
As it can be seen from Figure 5.6, adaptive cache-hierarchy-aware scheduling
has higher L2 miss ratio compared to the second static schedule (i.e. S2). How-
ever, the overall system performance of adaptive cache-hierarchy-aware scheduling
is comparably higher than the performance of S2.
Likewise, the adaptive cache-hierarchy-aware scheduling utilizes the L1 cache
much better compared to other scheduling schemes. Figure 5.7 shows the num-
ber of L1 misses per kilo instruction for dierent schedules. Adaptive cache-
hierarchy-aware scheduler outperforms other scheduling schemes except the fth
static scheduling (i.e. S5). Although S5 has lower misses per kilo instruction,
its overall system performance is lower than the adaptive cache-hierarchy-aware
scheduler. Despite it seems awkward, there is a logical reason behind it. The
accesses to L1 that are misses go to L2 cache. Some of these misses are also
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Figure 5.7: L1 miss per kilo instruction under dierent scheduling schemes.
misses in L2 cache. Thus, these misses require high latency main memory ac-
cesses. Compared to adaptive cache-hierarchy-aware scheduler, the L1 misses of
S5 are not found in L2, so they have to be fetched from main memory. That is
why S5 has lower IPC than adaptive cache-hierarchy-aware scheduler, although
it has lower L1 miss per kilo instruction.
Figure 5.8 shows the L1 miss ratio of benchmarks under dierent scheduling
schemes. Similar to the L2 miss ratio, adaptive cache-hierarchy-aware scheduler
does not have the minimum L1 miss ratio. The same argument is also valid in
this case. The results of L1 miss ratio might be misleading if it is considered
without taking corresponding system performance (i.e., IPC) and L2 miss per
kilo instruction into account. Note that, misses on L1 might be misses on L2, as
well. In such cases, high latency memory access reduces the system performance.
This is why the seventh static scheduling (i.e., S7) has lower IPC compared to
adaptive cache-hierarchy-aware scheduler, although it has lower L1 miss ratio as
shown in Figure 5.8. The same observation is valid for dynamic-oine. Although
adaptive cache-hierarchy-aware scheduler has lower L1 miss ratio, dynamic-oine
has higher IPC compared to adaptive cache-hierarchy-aware scheduler.
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Figure 5.8: L1 miss ratio of benchmarks under dierent scheduling schemes.
5.1.5 Sensitivity of Performance to the Thread Quantum
Threads have a time quantum that is specied as the number of cycles to be
executed. When threads exceed this quantum, the adaptive cache-hierarchy-
aware scheduler updates the scheduling decisions as explained in Section 3.10.
After this update, the quanta of threads are reset and they run on specied cores
until the time quantum is exceeded again.
The number of cycles specied for quanta of threads has an inuence on
the performance. When the length of quantum is short (i.e., small number of
cycles), the scheduling decision has to be made more often. The drawback of
short quantum is that the decision of scheduling becomes vulnerable to short
bursts and uctuations on thread behaviors. In addition, the length of quantum
may not be sucient to compensate the overhead due to thread migration (in
case a thread is scheduled on a dierent core).
On the other hand, if the length of quantum is too long, then the scheduling
decision has to be made less often. The drawback of long quantum is that the
execution characteristics of threads may change which may result in with inap-
propriate scheduling. For this reason, the length of quantum has an impact on
the overall system performance.
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Figure 5.9: System performance for dierent thread quantum lengths.
Figure 5.9 shows the eect of quantum length on overall system performance.
As it can be seen, the quantum of 100,000 cycles maximizes the system perfor-
mance. The results reported in this chapter are gathered by using a quantum
with 100,000 cycles.
5.1.6 Sensitivity of Performance to the Weights of Thread
Attributes
The position of a bit (that represents a particular attribute of a thread) in an
attribute vector determines the relative weight of the attribute of interest. The
bit for an attribute with the most signicant bit in the attribute vector naturally
obtains the highest weight, while the bit for an attribute with the least signicant
bit in the attribute vector obtains the lowest weight. The weights of attributes
(i.e., position of corresponding bits in attribute vector) have an impact on the
overall system performance.
Figure 5.10 shows the eect of changing the position of bits for attributes in
attribute vector. Each column represents dierent ordering of bits for attributes
in an attribute vector. For example, ADI means that the bit for aggressiveness
is the most signicant bit in attribute vector, thus it has the highest weight. On
the other hand, the bit for inecacy is the least signicant bit in the attribute
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Figure 5.10: System performance changes with respect to relative weights of
thread attributes.
vector, thus it has the lowest weight.
We used DAI (i.e., density being the most important attribute and inecacy
being the least important attribute) for the results reported in this chapter. The
relative importance of density is comprehensible, since L1 cache is limited in
size and the contention for cache blocks is severe. Thus, giving more weight
to density allows adaptive cache-hierarchy-aware scheduler to have tendency to
schedule threads that reduces such contention.
5.1.7 Sensitivity of Performance to the Resolution of
Thread Attributes
Figure 5.11 shows the eect of the number of bits used for each attribute of a
thread in an attribute vector. Fine-grained scores are possible when higher num-
ber of bits is used. Although one bit for each attribute is fairly enough in case of
a small number of threads, it becomes harder to dierentiate candidate schedules
(i.e., deciding which one is better) when the number of threads increases. This
is the case, because there is less number of distinct CoScores possible with less
number of bits. For this reason, increasing the number of bits per attribute in
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Figure 5.11: System performance with respect to the number of bits used to
represent each attribute in an attribute vector.
attribute vector enables ne-grained scores. Figure 5.11 shows the overall sys-
tem performance for 16 threads running on 8 cores. Notice that, increasing the
number of bits results with a higher system performance.
It provides marginal benet to use more bits for each attribute for our base
simulation environment (i.e., 8 threads running on 4 cores). For this reason, we
use a single bit per attribute for the results reported.
5.1.8 Sensitivity of Performance to Scoring Thresholds
Each thread has a multi-metric score based on its attributes: aggressiveness,
density and inecacy. The decision of a thread being aggressive/complaisant,
dense/sparse and sterile/prolic is given through respective thresholds. Each
attribute has its own threshold, where these thresholds are determined empiri-
cally. Table 5.8 shows the overall system performance with respect to dierent
thresholds for the attributes.
The aggressiveness, density and inecacy of a thread are determined as spec-
ied in Section 3.9. The overall system performance is maximized when thresh-
olds are a = 1:6,  d = 0:3 and  i = 0:4 where a,  d and  i are thresholds for
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A
D I 0.3 0.4 0.5 0.6
0.2 1.394 1.402 1.392 1.4
1.4 0.3 1.374 1.402 1.394 1.381
0.4 1.388 1.386 1.381 1.394
0.2 1.409 1.412 1.389 1.389
1.5 0.3 1.393 1.393 1.398 1.405
0.4 1.416 1.393 1.391 1.391
0.2 1.422 1.402 1.411 1.416
1.6 0.3 1.407 1.425 1.409 1.409
0.4 1.414 1.395 1.409 1.416
0.2 1.403 1.378 1.382 1.419
1.7 0.3 1.405 1.341 1.393 1.403
0.4 1.404 1.39 1.393 1.393
Table 5.8: System performance with respect to the attribute thresholds for
threads.
aggressiveness, density and inecacy, respectively. The maximum performance
obtained is specied as bold in the table. We used a = 1:6,  d = 0:3 and  i = 0:4
for the results reported in this chapter.
5.2 Adaptive Compute-phase Prediction and
Thread Prioritization
5.2.1 Simulation Environment
We used the USIMM simulation framework [41] for the evaluations reported in
this part of the thesis. The framework comes with a default memory subsystem
conguration. During the evaluations, we used two dierent congurations for
the memory subsystem. The rst conguration has 1 channel with 2 ranks,
where each rank has 8 banks, so the total number of banks is 16. The second
conguration has 4 channels with 2 ranks in each channel. Every rank has 8 banks,
so the total number of banks is 64. The overview of the system congurations
used in this part of the thesis is given in Table 5.9 where N is the number of
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Parameter 1-channel conguration 4-channel conguration
core clock speed 3.2 GHz 3.2 GHz
ROB Size 128 160
retire width 2 4
fetch width 4 4
memory bus speed 800 MHz (DDR) 800 MHz (DDR)
ranks per channel 2 2
banks per rank 8 8
rows per bank 32768  N 32768  N
columns per row 128 128
cache line size 64 B 64 B
write queue size 64 96
read queue size 1 1
Table 5.9: System congurations used in evaluations.
processing cores.
The number of cores used in simulations is a function of the number of bench-
marks in the workload. Each benchmark is considered to be executed on a dif-
ferent core. Therefore, if there are N benchmarks in the workload, it is assumed
that there are N cores in the system.
5.2.2 Workloads
In the USIMM simulation framework, 24 dierent benchmarks are provided. The
composition of these benchmarks are as follows. Out of 24 benchmarks, 14 of
them are from PARSEC, 2 of them are from biobench, 2 of them are from Spec
CPU-2006, 5 of them are from commercial transaction processing benchmarks
and 1 of them is from STREAM benchmarks.
To make a fair comparison of the schedulers and to prevent bias, we performed
our evaluations on the same workload set given in USIMM for Memory Schedul-
ing Championship (MSC) held in 3rd JILP Workshop on Computer Architecture
Competitions [44]. Notice that Ishii et al. presented their Compute-phase Pre-
diction with Writeback-Refresh Overlap scheduler (CP-WO) in this workshop.
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From the given 24 benchmarks, 32 dierent workloads have been generated. The
workloads generated and corresponding shorthand notations used in evaluations
are given in Table 5.10.
Initially, we evaluate the eectiveness of adaptive compute-phase prediction
(ACP) and adaptive thread prioritization (ATP), separately. Then, we employed
both adaptive compute-phase prediction and adaptive thread prioritization in
Writeback-Refresh Overlap scheduler. The proposed scheduler is a combination
of ACP and ATP, namely adaptive compute-phase prediction and thread prioriti-
zation (ACP-TP). The evaluations in this chapter is divided into two sections. In
the following section, we evaluate the impact of the proposed methods on the sum
of execution times. In the other section, we evaluate the impact of the proposed
methods on power consumption. In our study, the main performance metric of
the schedulers is the sum of execution times.
5.2.3 The Eect of Scheduling on Sum of Execution Times
Figure 5.12 shows the comparison of Compute-phase Prediction with Writeback-
Refresh Overlap (CP-WO), and adaptive compute-phase prediction (ACP). The
sum of execution times are normalized with respect to First-Ready First-Come
First-Serve (FR-FCFS) scheduler. Similarly, Figure 5.13 shows the comparison of
CP-WO and ATP. As it can be seen from these gures, dierent workloads benet
from dierent adaptation. Some of the workloads benet more from adaptive
compute-phase prediction, such as w23; while others benet more from adaptive
thread prioritization, such as w31.
Figure 5.14 shows the comparison of CP-WO, and ACP-TP. As it can be
seen from the Figure 5.14, ACP-TP outperforms the FR-FCFS for all workloads,
except the workload 25. For workload 25, FR-FCFS is slightly better than ACP-
TP. In overall, ACP-TP reduces the total sum of execution time up to 23.6%
(on average 10.9%) and 12.9% (on average 1.2%) compared to FR-FCFS and
CP-WO, respectively.
65
name # of ch. benchmarks
w1 1 MT0-canneal, MT1-canneal, MT2-canneal, MT3-canneal
w2 4 MT0-canneal, MT1-canneal, MT2-canneal, MT3-canneal
w3 4 uidanimate, uidanimate, swaptions, swaptions, commer-
cial2, commercial2, ferret, ferret
w4 4 uidanimate, uidanimate, swaptions, swaptions, commer-
cial2, commercial2, ferret, ferret, blackscholes, blacksc-
holes, freqmine, freqmine, commercial1, commercial1,
stream2, stream2
w5 4 commercial3, commercial3, commercial3, commercial3,
commercial3, commercial3, commercial3, commercial3
w6 4 libquantum, libquantum, libquantum, mummer, mummer,
mummer, tigr, tigr
w7 1 blackscholes, blackscholes, freqmine, freqmine
w8 4 blackscholes, blackscholes, freqmine, freqmine
w9 1 commercial2
w10 1 commercial1, commercial1
w11 1 commercial1, commercial1, commercial2, commercial2
w12 1 uidanimate, swaptions, commercial2, commercial2
w13 1 facesim, facesim, ferret, ferret
w14 1 stream2, stream2, stream2, stream2
w15 4 commercial2
w16 4 commercial1, commercial1
w17 4 commercial1, commercial1, commercial2, commercial2
w18 4 uidanimate, swaptions, commercial2, commercial2
w19 4 facesim, facesim, ferret, ferret
w20 4 stream2, stream2, stream2, stream2
w21 1 tigr, tigr
w22 1 libquantum, libquantum
w23 1 libquantum, libquantum, mummer, mummer
w24 1 leslie3d, leslie3d, leslie3d, leslie3d
w25 1 MT0-uidanimate, MT1-uidanimate, MT2-uidanimate,
MT3-uidanimate
w26 1 commercial4, commercial4, commercial5, commercial5
w27 4 tigr, tigr
w28 4 libquantum, libquantum
w29 4 libquantum, libquantum, mummer, mummer
w30 4 leslie3d, leslie3d, leslie3d, leslie3d
w31 4 MT0-uidanimate, MT1-uidanimate, MT2-uidanimate,
MT3-uidanimate
w32 4 commercial4, commercial4, commercial5, commercial5
Table 5.10: Workloads used in evaluations.
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Figure 5.12: Comparison of CP-WO and ACP schedulers for the given workloads.
Sum of execution times is normalized with respect to FR-FCFS.
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Figure 5.13: Comparison of CP-WO and ATP schedulers for the given workloads.
Sum of execution times is normalized with respect to FR-FCFS.
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Figure 5.14: Comparison of CP-WO and ACP-TP schedulers for the given work-
loads. Sum of execution times is normalized with respect to FR-FCFS.
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For the 22 out of 32 workloads ACP-TP outperforms CP-WO. For 10 of the
workloads, CP-WO is better than ACP-TP. Out of these 10 workloads, 5 of them
is less than 0.5% better compared to ACP-TP that can be omitted. When we look
at the workloads in which ACP-TP left behind CP-WO, we can see that these are
the workloads of a single benchmark (e.g. w9), or the same benchmark having
multiple instances running on dierent cores (e.g. w22, w24, w25). In cases where
there is no diversity in the memory access requests, similar to these workloads,
the ACP-TP tries to prioritize the memory requests of threads; however, it does
not provide any benet since all the threads are of the same type (or there is
only one thread). For this reason, the arrangements made on memory access
requests for these workloads may show no benet, even worse, they may degrade
the performance. Since, we expect to have diversity and abundance in the tasks
of real workloads, we consider such a aw in ACP-TP as benign.
Figure 5.15 shows the total sum of execution times for the given workloads. It
also shows the impact of adaptive compute phase prediction (i.e., ACP) and adap-
tive thread prioritization (i.e., ATP), separately. Notice that, the combination of
these two (i.e., ACP-TP) has better performance compared to all others.
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Figure 5.15: Total sum of execution times for the given workloads.
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Figure 5.16: Comparison of total memory system power of CP-WO and ACP-TP
schedulers for the given workloads. The total memory system power is normalized
with respect to FR-FCFS.
5.2.4 The Eect of Scheduling on Power Consumption
Another concern in memory access scheduling is to minimize the power consump-
tion of the memory subsystem. Since the performance and power consumption
are conicting goals most of the time, it is challenging to optimize both of them
simultaneously. Although it is challenging, our adaptive compute-phase predic-
tion and thread prioritization algorithm provides reasonable results. Figure 5.16
shows the comparison of total memory system power when the CP-WO and
ACP-TP schedulers are used. The total memory power is normalized to power
consumption of FR-FCFS. As it can be seen from the Figure 5.16, ACP-TP has
lower memory power compared to CP-WO. On the other hand, FR-FCFS has
the lowest memory power overall.
Similarly, Figure 5.17 shows the comparison of total system power when CP-
WO and ACP-TP schedulers are used. The total system power is normalized
to FR-FCFS. As it can be seen from the Figure 5.17, ACP-TP has the lowest
total system power. This indicates that ACP-TP allows processing cores to run
respective workloads faster which reduces the power consumed by processing
cores (i.e., reduces the time of being idle, so the power consumed is reduced when
processing core is idle). Although ACP-TP has higher power consumption on
memory subsystem compared to FR-FCFS, the reduction of power consumption
on processing cores provided by ACP-TP over weighs. Thus, ACP-TP has the
lowest total system power consumption.
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Figure 5.17: Comparison of total system power of CP-WO and ACP-TP sched-
ulers for the given workloads. The total system power is normalized with respect
to FR-FCFS.
Figure 5.18 shows the sum of total memory system power for the given work-
loads. It also shows the impact of adaptive compute-phase prediction (i.e., ACP)
and adaptive thread prioritization (i.e., ATP) on power consumption, separately.
Notice that, the combination of these two (i.e., ACP-TP) has lower memory
power consumption.
Figure 5.19 shows the sum of total system power for the given workloads.
It also shows the impact of adaptive compute-phase prediction (i.e., ACP) and
adaptive thread prioritization (i.e., ATP), separately. Note that, the combination
of these two (i.e., ACP-TP) has the lowest sum of total system power, as well.
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Figure 5.18: Sum of total memory system power for the given workloads.
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Figure 5.19: Sum of total system power consumption for the given workloads.
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Chapter 6
Conclusions and Future Work
To provide higher throughput and increased performance without bumping into
physical limits of Moore's Law, novel multiprocessor architectures have emerged,
including chip multiprocessors that contains multiple cores on a single chip [2].
Another way to provide higher throughput and increased performance is to run
more than one thread on each core with multithreading, namely simultaneous
multithreading [3]. The choice of threads to be scheduled on the same core has
signicant impact on overall system performance. Inter-thread contention occurs
since coscheduled threads are competing for shared resources. The primary shared
resource that inuence the performance is the cache. An ecient scheduling
should minimize the contention for shared caches to maximize utilization and
system performance. Since the execution characteristics of threads varies over
time, the scheduling decision has to be remade based on provisioned behaviors of
threads for the near future.
The frequency and power walls have forced chip manufacturers to change their
design philosophy from uniprocessors to chip multiprocessors. While multicore
architectures provide higher aggregated throughput, the underlying memory sub-
system remains a performance bottleneck. The memory subsystems operate in
lower frequencies and they have to serve to multiple threads running on dierent
cores simultaneously. This creates a contention on memory subsystem and has a
signicant impact on the overall system performance. Traditional memory access
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scheduling algorithms designed for uniprocessors are inadequate for chip multi-
processors. For this reason, an ecient memory access scheduler is required to
exploit the performance promises of chip multiprocessors.
To address these challenges, rst, we propose a novel adaptive cache-hierarchy-
aware thread scheduling algorithm that minimizes the number of accesses to the
lower levels of cache/memory hierarchy and reduces the number of evictions due
to contention. The adaptive cache-hierarchy-aware scheduling provides higher
system throughput and improved performance.
We introduce and use a ne-grained, multi-metric scoring scheme to classify
threads with respect to their execution characteristics in the proposed scheduling
algorithm. The metrics used in scoring are obtained from L1 cache, as opposed
to LLC as has been done in most of the previous studies.
We observe that our adaptive cache-hierarchy-aware scheduler improves the
performance (i.e., instruction per cycle) of the benchmarks used in this work by
up to 12.6% and an average of 7.3% over the static schedules.
The cache partitioning techniques and replacement policies to improve LLC
performance are orthogonal to our approach, so they can be used along with our
adaptive cache-hierarchy-aware scheduling scheme. We believe that integration
of partitioning techniques with our adaptive cache-hierarchy-aware scheduler will
provide even higher performance. Similarly, employing ecient replacement poli-
cies will result in with reduced number of evictions and misses, thus will improve
the performance even further. As a future work, we will integrate cache partition-
ing and replacement policies with our adaptive cache-hierarchy-aware scheduler
and evaluate the impact on system performance.
In addition to the multi-metric scoring scheme, the ability to predict/detect
the regions of the cache that are used by threads can be helpful to minimize
inter-thread conicts. Such an ability will improve the performance even further.
We left these enhancements as future work.
Second, we introduce a memory access scheduling algorithm that is based on
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the state-of-the-art Compute-phase Prediction with Writeback-Refresh Overlap
(CP-WO) scheduler proposed by Ishii et al. [34]. We improved thread priori-
tization scheme of Compute-phase Prediction with Writeback-Refresh Overlap
scheduler. Instead of prioritizing threads based solely on their execution phases,
our prioritization scheme allows to obtain ne-grained prioritization that is based
on their potential to make progress in their execution. Since the properties and
priorities of threads change over time, we call this approach as adaptive thread
prioritization.
In addition to that, we enhanced compute-phase prediction scheme of
Compute-phase Prediction with Writeback-Refresh Overlap scheduler in a way
that it tolerates short distortions and bursts to prevent inaccurate predictions.
The predened thresholds for saturation counters to predict execution phases
may prevent the detection of execution phase changes in a timely manner. Inad-
equately dened thresholds may result certain threads to be prioritized unfairly
longer while preventing others to be prioritized when they actually should be pri-
oritized. Thus, the eciency of phase prediction mechanism is correlated to the
accuracy of thresholds used for saturation counters. We introduced a mechanism
that determines the thresholds for each thread on the y, considering the recent
memory access pattern of a thread. Since the thresholds are determined on the
y, we call it adaptive compute-phase prediction.
Compared to the prior schedulers First-Ready First-Come First-Serve (FR-
FCFS) and Compute-phase Prediction with Writeback-Refresh Overlap (CP-
WO), our algorithm reduces the execution time of the generated workloads up
to 23.6% and 12.9%, respectively. Our adaptive compute-phase prediction and
thread prioritization algorithm also provides reasonable power consumption re-
sults compared to CP-WO and FR-FCFS.
The proposed adaptive compute-phase prediction and thread prioritization
algorithm has a aw in workloads that consists of multiple instances of a particular
task, or there is a single task in the workload. For such workloads, adaptive
compute-phase prediction and thread prioritization algorithm performs poorly
due to unnecessary eort to prioritize memory requests of thread(s) that are the
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instances of the same task. Although we believe that such cases are rare and we
expect to have diversity and abundance in the real workload tasks, we plan to
enhance the presented algorithm to deal with such cases. This enhancement is
also left as a future work.
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Appendix A
Extended Evaluations for
Adaptive Cache-Hierarchy-Aware
Thread Scheduling
In this appendix, we provide extented evaluations for adaptive cache-hierarchy-
aware thread scheduling. The evaluations include L1 and L2 hits/misses, L1
and L2 hit ratio of dierent schedules and performance of benchmarks under
dierent schedules. These evaluations give more insight regarding the execution
characteristics of threads, and their friendliness for a given thread.
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A.1 L1 Hits/Misses Variations
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Figure A.1: L1 hits and misses under static schedule 1.
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Figure A.2: L1 hits and misses under static schedule 2.
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Figure A.3: L1 hits and misses under static schedule 3.
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Figure A.4: L1 hits and misses under static schedule 4.
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Figure A.5: L1 hits and misses under static schedule 5.
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Figure A.6: L1 hits and misses under static schedule 6.
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Figure A.7: L1 hits and misses under static schedule 7.
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Figure A.8: L1 hits and misses under dynamic-oine schedule.
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Figure A.9: L1 hits and misses under adaptive cache-hierarchy-aware scheduling.
87
A.2 L1 Hit Ratio Variations
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Figure A.10: L1 hit ratio under static schedule 1.
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Figure A.11: L1 hit ratio under static schedule 2.
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Figure A.12: L1 hit ratio under static schedule 3.
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Figure A.13: L1 hit ratio under static schedule 4.
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Figure A.14: L1 hit ratio under static schedule 5.
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Figure A.15: L1 hit ratio under static schedule 6.
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Figure A.16: L1 hit ratio under static schedule 7.
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Figure A.17: L1 hit ratio under dynamic-oine schedule.
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Figure A.18: L1 hit ratio under adaptive cache-hierarchy-aware scheduling.
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A.3 L2 Hits/Misses Variations
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Figure A.19: L2 hits and misses under static scheduling schemes.
93
05000
10000
15000
20000
25000 L2 Hits/Misses
(dynamic)
0
5000
10000
15000
20000
25000 L2 Hits/Misses
(cache-aware)
Figure A.20: L2 hits and misses under dynamic oine and adaptive cache-
hierarchy-aware scheduling schemes.
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A.4 L2 Hit Ratio Variations
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Figure A.21: L2 hit ratio under static scheduling schemes.
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Figure A.22: L2 hit ratio under dynamic oine and adaptive cache-hierarchy-
aware scheduling schemes.
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A.5 Performance Variations of Benchmarks
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Figure A.23: IPC of blackscholes under static scheduling schemes.
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Figure A.24: IPC of blackscholes under dynamic oine and adaptive cache-
hierarchy-aware scheduling schemes.
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Figure A.25: IPC of vips under static scheduling schemes.
99
00.1
0.2
0.3
0.4
0.5
0.6 vips (dynamic)
0
0.05
0.1
0.15
0.2
0.25
0.3
0.35
0.4
0.45
0.5 vips (cache-aware)
Figure A.26: IPC of vips under dynamic oine and adaptive cache-hierarchy-
aware scheduling schemes.
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Figure A.27: IPC of canneal under static scheduling schemes.
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Figure A.28: IPC of canneal under dynamic oine and adaptive cache-hierarchy-
aware scheduling schemes.
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Figure A.29: IPC of dedup under static scheduling schemes.
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Figure A.30: IPC of dedup under dynamic oine and adaptive cache-hierarchy-
aware scheduling schemes.
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Figure A.31: IPC of facesim under static scheduling schemes.
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Figure A.32: IPC of facesim under dynamic oine and adaptive cache-hierarchy-
aware scheduling schemes.
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Figure A.33: IPC of x264 under static scheduling schemes.
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Figure A.34: IPC of x264 under dynamic oine and adaptive cache-hierarchy-
aware scheduling schemes.
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Figure A.35: IPC of uidanimate under static scheduling schemes.
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Figure A.36: IPC of uidanimate under dynamic oine and adaptive cache-
hierarchy-aware scheduling schemes.
110
00.05
0.1
0.15
0.2
0.25
0.3
0.35
0.4 freqmine
0
0.02
0.04
0.06
0.08
0.1
0.12
0.14
0.16
0.18
0.2 freqmine
0
0.05
0.1
0.15
0.2
0.25
0.3 freqmine
0
0.05
0.1
0.15
0.2
0.25
0.3 freqmine
0
0.05
0.1
0.15
0.2
0.25
0.3
0.35 freqmine
0
0.05
0.1
0.15
0.2
0.25 freqmine
0
0.02
0.04
0.06
0.08
0.1
0.12
0.14
0.16
0.18
0.2 freqmine
Figure A.37: IPC of freqmine under static scheduling schemes.
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Figure A.38: IPC of freqmine under dynamic oine and adaptive cache-hierarchy-
aware scheduling schemes.
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